ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18

Stylesheet Version v18.0

Title of Invention

Embedded Processor with Watchdog Timer for Programmable Logic

Application Number:

10-111137

Confirmation Number:

First Named Applicant:

Andrew Crosland

Attorney Docket Number:

15114-053540

Art Unit:

2821

Examiner:

DI M YAN

Search string:

(5687325 or 6260087 or 6467009 or RE34444 or 5970254).pn

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date	Patentee	Kind	Class	Subclass
117) 1	5687325	1997-11-11	Web Chang			
	2	6260087	2001-07-10	Web Chang			
	3	6467009	2002-10-15	Winegarden			
	4	RE34444	1993-11-16	Kaplinsky			
1	5	5970254	1999-10-19	Cooke			

Signature

Examiner Name

Date

	\3	2	<i>ξ.</i>)		
Substitut	te for form 1449A/PT	St.	PANEMARA		Complete if Known
				Application Number	10/711,137
INFC	PRMATION	I DIS	SCLOSURE	Filing Date	August 27, 2004
STA	TEMENT E	BY A	PPLICANT	First Named Inventor	Crosland, Andrew
				Art Unit	Unassigned ZX71
	(use as many sh	eets a	s necessary)	Examiner Name	Unassigned DIMYAL
Sheet	1	of	3	Attorney Docket Number	015114-053510US

				U.S. PATENT DO	CUMENTS+			
			Document Number					
Examiner Cite No.1		žite to.¹	Number Kind Code ² (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
MT	111	AA	US-4,488,259	12-11-1984	Mercy			
7	77	AB	US-4,617,479	10-14-1986	Hartmann et al.	•		
	7	AC.	US-4,710,927	12-01-1987	Miller	1		
	7	ND	US-4,871.930	10-03-1989	Wong et al.			
		AE.	US-5,241,224	08-31-1993	Pedersen et al.			
	7	AF	US-5,258,668	11-02-1993	Cliff et al.			
	7	₽G	US-5,260,610	11-09-1993	Pedersen et al.			
	1	AH.	US-5,260,611	11-09-1993	Cliff et al.			
	7	Al	US-5,412,260	05-02-1995 Tsui et al.		1		
	1	AJ	US-5,436,575	07-25-1995	Pedersen et al.			
	1	AK	US-5,550,782	08-27-1996	Cliff et al.			
7		AL	US-5,790,479	08-04-1998	Conn			
$\neg \vdash$	1	M	US-6,097,211	08-01-2000	Couts-Martin et al.			
	1	N.	US-6,233,205	05-15-2001	Wells et al.			
	T		((,			
		$\neg au$		\				
7	T	/		\"				
					·			
,	VI		1					

				FOREIGN PA	TENT DOCUME	NTS				
Examiner Initials*	Cite No.1	Foreign Patent Document			Publication Date	Name of Patentee or		Pages, Columns, Lines, Where Relevant		
	No. ^T	Country Code ³	Number ⁴	Kind Code ⁸ (# known)	MM-DD-YYYY Applicant of Cited Document		Passages or Relevant Figures Appear		T ⁶	
									·	
			. 1							
							\			
							/			
							1			
	\						1			ТП

Examiner Signature Date Considered 5

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through chatton if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation designation number (optional). Kind Codes of U.S. Patent Documents at www.uspto.gov or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Nind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language Translation is attached.

Substitute	for form 1449	B/PTO	••		Complete if Known
INIEO	DMATI	ON DIC	CI OCUPE	Application Number	10/711,137
_	INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary)		Filing Date	August 27, 2004	
STAT		PPLICANT	First Named Inventor	Crosland, Andrew	
		•		Art Unit	Unassigned 737
(use as man	y sheets a:	s necessary)	Examiner Name	Unassigned) MTAN
Sheet	2	of	3	Attorney Docket Number	015114-053510ÚS

		NON PATENT LITERATURE DOCUMENTS					
Examiner Initials *	No. 1 publisher, city and/or country where published.						
M-fr	AO	AITKEN, R.C., and AGARWAL, V.K., "A Diagnosis Method Using Pseudo-Random Vectors Without Intermediate Signatures," Proc. of Int. Conf. on Computer-Aided Design (ICCAD), IEEE pp. 574-577 (1989).					
	AP	Altera "APEX 20K Programmable Logic Device Family Data Sheet," May 1999, 7 pages total.					
	ΑQ	Altera "FLEX 10K Embedded Programmable Logic Family Data Sheet," May 1999, 7 pages total.					
	AR	Altera "FLEX 8000 Programmable Logic Device Family Data Sheet," May 1999, 5 pages total.					
	AS	Altera "IEEE 1149.1 (JTAG) Boundary-Scan Testing In Altera Devices," August 1999, Application Note 39, 29 pages total.					
	AT	Altera "MAX 7000 Programmable Logic Device Family Data Sheet," May 1999, 6 pages total.					
	AU	*AT94K Series Field Programmable System Level Integrated Circuit,* Advance Information Brochure of Atmel Corporation, December 1999, 6 pages.					
	AV	*CS2000 Reconfigurable Communications Procssor Family Product Brief,* Advance Product Information from ChameleonSystems, Inc., 2000, pages 1-8					
	AW	DeHON, DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century, Artificial Intelligence Laboratory, Massachusetts Institute of Technology, Cambridge, MA, IEEE, February, 1994, pp. 31-33					
	AX	GHOSH-DASTIDAR, J., and TOUBA, N.A., "A Rapid and Scalable Diagnosis Scheme for BIST Environments With a Large Number of Scan Chains," Proc. of IEEE VLSI Test Symposium, pp. 79-85 (2000).					
	AY	GHOSH-DASTIDAR, J., DAS, D., and TOUBA, N.A., "Fault Diagnosis in Scan-Based BIST using Both Time and Space Information," Proc. of International Test. Conf., IEEE, pp. 95-102 (1999).					
	AZ	HAUSER, and WAWRZYNEK, University of California, Berkeley, *Garp: A MIPS Processor with a Reconfigurable Coprocessor," IEEE, April 1997, pp. 12-21.					
	ВА	IBM Corporation, "Mixture of Field and Factory Programmed Logic Cells in a Single Device," iBM Technical Disclosure Bulletin, April 1995, pp. 499-500					
	88	MC ANNEY, M.G. and SAVIR, J., 'There is information in Faulty Signatures,' Proc. of International Test Conf., IEEE, pp. 630-636 (1987).					
	ВС	"Motorola Technical Developments," Magazine of Motorola, Inc., Vol. 39, September 1999, pp. i-vii and 77-80.					
	-80	NAGEL, "ACM Computing Surveys: Synergy Between Software and Hardware," Carnegie Mellon University, Department of Electrical Engineering and Computer Science, Pittsburgh, PA, December, 1996, pp. 1-3.					

			-3					
Examiner Signature		77	1	Date Considered	15	/20/	107	
EXAMINER: Initi	al if reference con	siderell, whether	or not citation is	th conformance with MPFI	609. Draw line thr	uph citation i	f not in confo	mance

EXAMINER: initial if reterance considered, wherevor not citation is motion and not considered, include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number optional). 2 Applicant is to place a check mark here if English language Translation is attached.

60329572 v1

Substitute	for form 1449B/PT	0			Complete if Known
INITO!	DMATION	DIC	CI OCUDE	Application Number	10/711,137
			CLOSURE	Filing Date	August 27, 2004
STAT	EMENT B	YA	PPLICANT	First Named Inventor	Crosland, Andrew
				Art Unit	Unassigned 7.7 L
(use as many sh	eets a	s necessary)	Examiner Name	Unassigned DM7014
Sheet	3	of	3	Attorney Docket Number	015114-053510ับร่

		NON PATENT LITERATURE DOCUMENTS					
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²				
M () BE		RAZDAN, and SMITH, "A High-Performance Microarchitecture with Hardware-Programmable Functional Units," Harvard University, Cambridge, MA, Digital Equipment Corporation, Hudson, MA, November, 1994, pp. 172-180.					
	BF	Triscend E5 Configurable System-on-Chip Family," Product Description from Triscend Corporation, January, 2000 (Version 1.00), pp. i-li and 1-90.					
	BG	Wireless Base Station Design Using Reconfigurable Communications Processors," Wireless Base Station White paper from ChameleonSystems, Inc., 2000, pages 1-8.					
	ВН	WITTIG, and CHOW, "OneChip" An FPGA Processor With Reconfigurable Logic," Department of Electrical and Computer Engineering, University of Toronto, Ontario, Canada, IEEE, September, 1996, pp. 126-135.					
4	Bì	WYNN, "tn-Circuit Emulation for ASIC-Based Designs," Xilinx, Inc., VLSI Systems Design, October, 1986, pp. 38-39, and 42-45.					
		. \					
		. 1					

Examiner Signature Date Considered

EXAMINER: initial if reference considered, whether or not citation is to conformance with MPEP 609. Draw tine through citation if not in conformance and not considered. Include copy of this form with that communication to applicant.

Applicant's unique citation designation number (optional). Applicant is to place a check mark here if English language Translation is attached.